Orientation Effects in Ballistic High-Strained P-type Si Nanowire FETs
نویسندگان
چکیده
In order to design and optimize high-sensitivity silicon nanowire-field-effect transistor (SiNW FET) pressure sensors, this paper investigates the effects of channel orientations and the uniaxial stress on the ballistic hole transport properties of a strongly quantized SiNW FET placed near the high stress regions of the pressure sensors. A discrete stress-dependent six-band k.p method is used for subband structure calculation, coupled to a two-dimensional Poisson solver for electrostatics. A semi-classical ballistic FET model is then used to evaluate the ballistic current-voltage characteristics of SiNW FETs with and without strain. Our results presented here indicate that [110] is the optimum orientation for the p-type SiNW FETs and sensors. For the ultra-scaled 2.2 nm square SiNW, due to the limit of strong quantum confinement, the effect of the uniaxial stress on the magnitude of ballistic drive current is too small to be considered, except for the [100] orientation. However, for larger 5 nm square SiNW transistors with various transport orientations, the uniaxial tensile stress obviously alters the ballistic performance, while the uniaxial compressive stress slightly changes the ballistic hole current. Furthermore, the competition of injection velocity and carrier density related to the effective hole masses is found to play a critical role in determining the performance of the nanotransistors.
منابع مشابه
Improvement of Short Channel Effects in Cylindrical Strained Silicon Nanowire Transistor
In this paper we investigate the electrical characteristics of a new structure of gate all around strained silicon nanowire field effect transistors (FETs) with dual dielectrics by changing the radius (RSiGe) of silicon-germanium (SiGe) wire and gate dielectric. Indeed the effect of high-κ dielectric on Field Induced Barrier Lowering (FIBL) has been studied. Due to the higher electron mobility ...
متن کاملPerformance Comparisons of III-V and strained-Si in Planar FETs and Non-planar FinFETs at Ultra-short Gate Length (12nm)
The exponential miniaturization of Si CMOS technology has been a key to the electronics revolution. However, the downscaling of the gate length becomes the biggest challenge to maintain higher speed, lower power, and better electrostatic integrity for each following generation. Both industry and academia have been studying new device architectures and materials to address this challenge. In pre...
متن کاملSub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed.
Ge/Si core/shell nanowires (NWs) are attractive and flexible building blocks for nanoelectronics ranging from field-effect transistors (FETs) to low-temperature quantum devices. Here we report the first studies of the size-dependent performance limits of Ge/Si NWFETs in the sub-100 nm channel length regime. Metallic nanoscale electrical contacts were made and used to define sub-100 nm Ge/Si cha...
متن کاملP-Type Silicon Nanowire Transistor Modeling
The presented model based on the quantum confinement and high electric filed effect illustrates velocity approach to the modeling of a P-type silicon nanowire transistor. It has been clarified that the intrinsic velocity of nanowire and other hetero-structure field-effect transistors (FETs) is governed by the transit time of holes (electrons). The length of the channel for ballistic channel is ...
متن کاملAtomistic approach to study charge and current distribution in ultra - scaled
Submitted for the MAR10 Meeting of The American Physical Society Atomistic approach to study charge and current distribution in ultra-scaled SiGe/Si core/shell nanowire FETs ABHIJEET PAUL, SAUMITRA MEHROTRA, MATHIEU LUISIER, GERHARD KLIMECK, Purdue University — Recent development in the fabrication processes have enabled the manufacturing of ultra-scaled, high mobility SiGe/Si core/shell nanowi...
متن کامل